Abstract-Ultra-low-voltage (ULV) floating-gate differential amplifiers are presented. In this paper, we present several different approaches to CMOS ULV amplifier design. Sinh-shaped and tanh-shaped transconductance amplifiers are described. Measured results are provided.
I. INTRODUCTION

L
OOKING into the future, ultralow supply voltage (ULV) ( V) is coming. Improved precision in production will permit a reduced threshold voltage with improved matching, but still the threshold voltage will "steal" an increasing part of the available headroom.
The ULV floating-gate analog circuits (FGUVMOS) presented in this paper can operate down to approximately 100 mV in weak inversion. In the following analysis, all transistors are assumed to be in saturation; hence only the saturation voltage and required frequency response limit the minimum usable supply voltage. The threshold shifting required for operating the floating-gate circuits presented in this paper is discussed in [1] - [3] .
In Section II, the FGUVMOS transistor and the generic FGUVMOS circuit are presented, and the sinh-shaped and tanh-shaped nonsymmetric ULV amplifiers are presented in Section III, including measured data for the AMS 0.8-double-poly process [4] . In Section IV, a compact symmetric ULV sinh-shaped transconductance amplifier is presented, and the symmetric ULV amplifier with tunable transconductance is described in Section V. Measured data for the symmetric ULV circuits in Sections IV and V are relevant for the AMS 0.6-double-poly process.
II. FGUVMOS CIRCUITS
The generic FGUVMOS circuit is shown in Fig. 1 . For a multiple-input FGUVMOS transistor, each input has by design an effective coupling capacitance to the floating gate. The input signal (control gate) is attenuated with a factor , where is the total load capacitance seen from the gate. is called the capacitive division factor for input . The -input floating-gate transistor currents are given by where is the programmed equilibrium current. Assuming a pMOS and an nMOS with common control gates and equal capacitive factors, respectively, we have that
III. ULTRA-LOW-VOLTAGE FLOATING-GATE AMPLIFIERS
The minimum supply voltage in low-voltage circuits [5] can be defined as . The low-voltage circuits are able to operate on a supply voltage of two stacked gate-source voltages and two saturation voltages. Differential amplifiers are biased with a transistor feeding a differential pair. The current level is set by the bias transistor, and the minimum input voltage in an nMOS input pair is given by , where is the slope factor modeling the body effect. The bias voltage is proportional to the threshold voltage for a given bias current. To provide a cutoff in the megahertz range, the bias transistor cannot be operated in deep weak in- sign a differential input stage without the traditional differential pair. The overlap capacitance is added to the Early effect and can be observed as an increased output conductance. By increasing the floating capacitors compared to the inherent MOS capacitors and increasing the transistor length, the output conductance can be reduced to an acceptable value for amplifiers and digital circuits.
A. The SINH Shaped Amplifier
A sinh-shaped transconductance amplifier is shown in Fig. 2 . The currents and can be expressed as Assuming that and , and become
Assuming that , the output current becomes
Measured output current of the sinh-shaped transconductance amplifier is shown in Fig. 3 . 
B. The TANH-Shaped Amplifier
A tanh-shaped transconductance amplifier is shown in Fig. 4 . The currents and can be expressed as Furthermore, assuming that , and are given by
Finally, assuming that , the output current becomes where Measured output current of the tanh-shaped transconductance amplifier is shown in Fig. 5 . Traditionally, the main disadvantage of using operational transconductance amplifiers (OTAs) has been the highly restricted differential input voltage swing required to maintain linearity of the output current. Capacitive division factors have been exploited in order to make a wider linear range [7] . By scaling the input capacitive division factors of the transconductance amplifiers, the linear range of the output current with respect to differential input voltage may be increased. It can be shown that by scaling down the input capacitive division factor, we obtain an increased linear range. The consequence of widening the linear range of the output current is a more constant transconductance for the device, which in turn leads to a better performance with respect to harmonic distortion [6] . A sinh-shaped OTA is more linear than a tanh-shaped OTA [7] . 
IV. A FOUR-TRANSISTOR SYMMETRIC RAIL-TO-RAIL ULTRA-LOW-VOLTAGE TRANSCONDUCTANCE AMPLIFIER
A. The Floating-Gate Analog Inverter
The currents in Fig. 6 can be expressed as and give and . The output gain is controlled by the capacitive division factors and and . By using a slightly smaller compared to , we can compensate for the output conductance measured characteristics of the analog inverter shown in Fig. 7 .
B. The FGUVMOS ULV Output Stage
A "digital" double input inverter, as shown in Fig. 8 , can be used as a ULV output stage. The output current of the inverter in Fig. 8 is given by gives . In order to get a symmetric differential output current, we substitute with . Although the bias input can be used to set the appropriate current level, it will decrease the gain due to the reduced input capacitive division factors, that is, . If a wide linear range is required for some application, we can increase the linear range by applying a small input capacitive factor and by using the bias input and/or smaller input capacitors and .
C. Symmetric Differential Rail-to-Rail Ultra-Low-Voltage Amplifier
By using an analog inverter and a double-input inverter, we obtain two slightly different four-transistor transconductance amplifiers, shown in Fig. 9(a) and (b) .
The ultra-low-voltage amplifier shown in Fig. 10 has an output current, which is given by (1) where . Substituting into (1) leads to SpectreS [8] simulations of the ULV amplifier with capacitor values fF, fF, fF (pMOS), fF (nMOS), and fF are shown in Fig. 11 .
V. SYMMETRIC ULV AMPLIFIER WITH TUNABLE GAIN AND LINEARITY
A. The Output Stage
The current out of the floating-gate ULV OTA output stage shown in Fig. 12 is where and is the capacitive division factor for input . The output stage resembles a digital FGUVMOS inverter [9] . We need to connect a differential input stage to the OTA output stage in order to obtain a differential ULV OTA. The analog additive inverter together with the analog inverter can be used to provide a differential input stage. 
B. The Floating-Gate Additive Analog Inverter
The analog additive inverter with a differential bias input can be used to provide a differential input stage. The currents in Fig. 13 slightly smaller compared to , we can compensate for the output conductance. The input capacitive division factor can be exploited to increase the linearity and reduce the gain. If , then . The differential bias input provides a dynamic Gm/linearity control. Measured output characteristics of the additive analog inverter are shown in Fig. 14 for different equilibrium currents ranging from 1 to 100 nA. The gain is independent of the equilibrium current for current levels in weak inversion, as shown in Fig. 15 . The output characteristics of the additive analog inverter with tunable gain are shown in Fig. 16 , where can be a , or linear function depending on the bias inputs. The gain range for equilibrium current equal to 10 nA is shown in Fig. 17 . By increasing , and implicitly decreasing , we can increase the gain range further. If we connect the additive analog inverter to the OTA output stage, assuming that , the output current becomes
If we apply , we obtain
C. Floating-Gate ULV Variable Transconductance OTA
The ULV variable Gm OTA is shown in Fig. 18 . The analog inverter, additive analog inverter, and "digital" inverter symbols can be used to simplify analog floating-gate design. Note that the analog inverter and the additive analog inverter constitute a differential analog inverter. We are using digital and analog "gates," and the individual gates may be designed in different ways.
An example of a transistor-level design of the ULV variable Gm OTA is shown in Fig. 19 . The amplifier has three internal nodes. Preliminary voltage-mode measurements of the ULV OTA are shown in Fig. 20 , showing both the internal node and the output. With a supply voltage of 0.8 V, a rail-to-rail operation is demonstrated with settings giving high voltage gain. The gain of the amplifier can be increased by using larger input capacitors and by increasing the transistor length in the output stage. Measured output currents and normalized transconductance of the OTA for different biasing conditions are shown in Figs. 21 and 22 , respectively. By increasing , we increase the gain in the analog additive inverter and implicitly increase the transconductance of the amplifier. The increase in shapes the output of the analog additive inverter more toward a tanh-shaped transfer function. The result of this shaping is that the output current may be modeled as a function, and thus the linear range is increased as shown in Fig. 22 .
Finally, the simulated magnitude and phase of the ULV variable Gm OTA are shown in Fig. 23 . Since we did not add output drivers for our circuits, no frequency measurements are provided.
VI. CONCLUSION
Ultra-low-voltage floating-gate sinh-shaped and tanh-shaped transconductance amplifiers are presented. We have introduced the symmetric ULV analog inverter, the symmetric double input inverter, and the symmetric additive (double input) analog inverter with tunable gain. We use these "gates" in ULV rail-to-rail symmetric differential transconductance amplifiers. Two examples of symmetric ULV floating-gate transconductance amplifiers are presented. Measured data are provided.
